

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 06-317810

(43)Date of publication of application : 15.11.1994

(51)Int.Cl.

G02F 1/136  
H01L 21/3205  
H01L 29/784  
H05K 1/02

(21)Application number : 05-106464

(71)Applicant : MITSUBISHI ELECTRIC CORP

(22)Date of filing : 07.05.1993


(72)Inventor : KAWATO TOMIO  
NAKANISHI KUNIFUMI  
TAKADA MITSUYUKI  
OONAWA TOSHIO  
NUMANO YOSHINORI  
MATSUKAWA FUMIO

## (54) MATRIX WIRING BOARD

### (57)Abstract:

**PURPOSE:** To inspect the electrical characteristic while the ends of a matrix wiring are connected with a low-resistance wiring and to prevent the trouble such as the dielectric breakdown and the deterioration of an active device by arranging an appropriate element in the mid-way of the low-resistance wiring connecting the matrix wirings.

**CONSTITUTION:** A TFT is formed at a cross between a gate signal wiring 101 and a source signal wiring 102. Inspection electrode terminals 103a and 113a on the gate side, inspection electrode terminals 104a and 114a on the source side and the low-resistance wirings (short ring) 105a and 105b and a transistor 106 for short-circuiting one ends of all the source signal wirings and one ends of all the gate signal wirings are provided. The source 106a and drain 106b of the transistor 106 are connected respectively to the low-resistance wirings 105b and 105a, the gate 106c is connected to one electrode of a switching capacity 107 with the other electrode grounded, and an electrode terminal 108 is connected to the node to charge the capacity 107.



## LEGAL STATUS

[Date of request for examination] 19.01.2000

[Date of sending the examiner's decision of rejection] 29.01.2002

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3316929

[Date of registration] 14.06.2002

[Number of appeal against examiner's decision of] 2002-003420